



Research Paper

Bridgeless Sepic Converter for Renewable Energy Applications Using Matlab/Simulink

¹S. Daison Stallon, ²M. Mohammed Kasim, ³K.Nagarajan,
⁴P.Kumar, ⁵V.Vinod Kumar
^{1,2,3,4,5}Assistant Professor Department of Electronics & Communication Engineering
 Nehru Institute Of Engineering & Technology

Received 03 December, 2015; Accepted 23 December, 2015 © The author(s) 2015. Published with open access at www.questjournals.org

ABSTRACT:- In present scenario the renewable energy become the most wanted sources for power production, for this power electronics plays a major role for the design of converters & Inverters, here in this paper focused on special type of inverter called sepic converter which is an advantage of boost and buck converters. In the proposed converter, the input bridge diode is removed and the conduction loss is reduced. In addition, the input current ripple is significantly reduced by utilizing an additional winding of the input inductor and an auxiliary capacitor. Similar to the conventional PFC SEPIC converter, the input current in a switching period is proportional to the input voltage and near unity power is achieved.


Keywords:- High output, Input ripple current, Power factor correction, Reduced harmonic losses, Sepicconverter,

I. INTRODUCTION

According to the demand on high efficiency and low harmonic pollution, the active power factor correction (PFC) circuits are commonly employed in ac–dc converters and switched-mode power supplies. Generally, these kinds of converters a full-bridge diode rectifier on an input current path so that conduction losses on the full-bridge diode occur and it will be worse especially at the low line. To overcome this problem, bridgeless converters have recently been introduced to reduce or eliminate the full-bridge rectifier, and hence their conduction losses .A bridgeless boost converter is widely used in advantages of reduced input current ripple, but its output voltage should be higher than the peak voltage of the input voltage. Relatively low output voltage of PFC converters is required in many applications such as low-voltage switched-mode power supplies.PFC buck converters are more suitable for these applications due to their low output voltage. A bridgeless buck converter was proposed like conventional PFC. buck converters, the output voltage of the converter proposed is lower than the peak value of the input voltage.


II. RESEARCH WORK ON EXISTING AND PROPOSED CONVERTERS

A. Existing Converter




Conventional power factor correction (PFC) single ended primary inductor converter (SEPIC) suffers from high conduction loss at the input bridge diode. These kinds of converters include a full-bridge diode rectifier on an input current path so that conduction losses on the full-bridge diode occur and it will be worse especially at the low line. Suffers from high conduction loss at the bridge diode. The conduction loss is worse at the low line on the full bridge diode. Due to the bridge diode input ripple current will not be reduced.

III. SIMULINK MODEL OF EXISTING CONVERTER




In the existing system due to the input ripple current, the ripple in the output voltage waveform is shown clearly.

IV. OUTPUT OF EXISTING CONVERTER



By observing the above figure it is very clear that there are lot of noises and distortions in the input side as well as output side, we are not getting the desired level of output as per the power electronics concern lot of harmonic distortions will occur in the output side the existing system has that disadvantage by verifying in the Simulink in order to eradicate that the proposed system is developed here.

V. PROPOSED CONVERTER



To solve this problem, a bridgeless SEPIC converter with input current is proposed. To overcome this problem, bridgeless converters have recently been introduced to reduce or eliminate the full-bridge rectifiers. A bridgeless boost converter is widely used in advantages of reduced input current ripple, but its output voltage should be higher than the peak voltage of the input voltage, and hence their conduction losses. An auxiliary circuit, which consists of an additional winding of the input inductor, an auxiliary small inductor, and a capacitor, is utilized to reduce the input current ripple. Coupled inductors are often used to reduce current ripple. It represents the auxiliary circuit for achieving the input current ripple cancellation. In figure shows the proposed gate signals for the switches. For a half period of the input voltage, one switch is continuously turned ON and the current via an intrinsic body diode is forced to flow through the channel of the switch. It can reduce the conduction loss on the switch further and the efficiency can be improved. For a better understanding we can see the various modes of operation in detail in the below chapters.

The output of an ideal SEPIC converter is:

$$V_o = D \cdot V_i / (1 - D) \tag{1}$$


V_o = output voltage

D = Duty cycle

V_i = input voltage

VI. VARIOUS MODES OF OPERATION OF PROPOSED CONVERTER


A. MODE - 1



Mode 1 [t₀, t₁]: At t₀, the switch S₁ is turned ON and the switch S₂ is still conducting. Since the voltage V_p across L_m is V_{in}, the magnetizing current increases from its minimum value I_{m2} linearly with a slope of V_{in}/L_m as follows:

$$i_s(t) = -I_{s2} + \frac{(1-n)V_{in}}{L_s}(t - t_0). \quad (2)$$

B. MODE – II




Mode 2 [t₁, t₂]: At t₁, the switch S₁ is turned OFF and the switch S₂ is still conducting. Since the voltage V_p across L_m is -V_o, the magnetizing current decreases from its maximum value I_{m1} linearly with a slope of -V_o/L_m as follows:

$$i_s(t) = I_{s1} - \frac{(1-n)V_o}{L_s}(t - t_1).$$


C. MODE – III

Mode 3 [t₂, t₀]: At t₂, the current i_{Do} becomes zero, and the diode D_o is turned OFF. Since i_{in} = i_m - n i_s = -i_s - i_{L1} in this mode, the input current i_{in} is the sum of freewheeling currents I_{s2} and I_{L2} as follows:


$$I_{in} = I_{m2} + n I_{s2} = I_{s2} + I_{L2}.$$



VII. SIMULINK MODEL OF PROPOSED CONVERTER



VIII. OUTPUT OF PROPOSED CONVERTER



IX. DESIGN SPECIFICATIONS

Design specifications of the proposed converter are as follows:

- 1) Main voltage range: $V_{in} = 90 \text{ Vac} - 130 \text{ Vac}$;
- 2) Line frequency: $f_l = 60 \text{ Hz}$;
- 3) DC output voltage: $V_o = 100 \text{ V}$;

- 4) Maximum output power: $P_{out} = 130 \text{ W}$;
- 5) Maximum 2Fl output ripple: $\Delta v_o = 6V_{\text{peak-peak}}$;
- 6) Switching frequency: $f_{sw} = 100 \text{ kHz}$.

X. CONCLUSION

A bridgeless SEPIC converter with ripple-free input current has been proposed. In order to improve the efficiency, the input full-bridge diode is eliminated. With the proposed gate driving method, the efficiency is improved by 0.45%. Input ripple current is minimized. To reduce the full bridge converter to bridgeless converter and hence reduces the conduction losses, Output voltage is very high. Some of the applications where this proposed converter is used are High power application, HVDC, Industrial application, DC-Drives. Finally the SEPIC converter is an advanced converter which has the advantages when compared to buck and boost converters.

REFERENCES

- [1]. H.-Y. Tsai, T.-H. Hsia, and D. Chen, "A family of zero-voltage-transition bridgeless power-factor-correction circuits with a zero-current-switching auxiliary switch," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1848–1855, May 2011.
- [2]. J. P. R. Balestero, F. L. Tofoli, R. C. Fernandes, G. V. Torrico-Bascope, and F. J. M. de Seixas, "Power factor correction boost converter based on the three-state switching cell," *IEEE Trans. Ind. Electron.*, vol. 59, no. 3, pp. 1565–1577, Mar. 2012.
- [3]. Y. Jang and M. M. Jovanovich, "Bridgeless high-power-factor buck converter," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 602–611, Feb. 2011.
- [4]. Mohammad Mahdavi, Student Member, IEEE, and Hosein Farzanehfard, Member, IEEE. "Bridgeless SEPIC PFC Rectifier With Reduced Components and Conduction Losses", 63.IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 58, NO. 9, SEPTEMBER 2011.
- [5]. Laszlo Huber, Member, IEEE, Yungtaek Jang, Senior Member, IEEE, and Milan M. Jovanovich', Fellow, IEEE. IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 3, MAY 2008 "Performance Evaluation of Bridgeless PFC Boost Rectifiers".
- [6]. M. Veerachary, "Power Tracking for Nonlinear PV Sources with Coupled Inductor SEPIC Converter," *IEEE Transactions on Aerospace and Electronic Systems*, Vol. 41, No. 3, 2005, pp. 1019-1029. doi:10.1109/TAES.2005.1541446.
- [7]. R. Zhao and A. Kwasinski, "Multiple-Input Single Ended Primary Inductor Converter (SEPIC) Converter Distributed Generation Applications," *Energy Conversion Congress and Exposition*, 20-24 September 2009, pp. 1847-1854.
- [8]. N. Kalja and S. P. Rao, "SEPIC Converters Solve Automotive Power Needs," *Maxim Power Electronics Technology*, Vol. 35, No. 4, 2009, p. 16.